Lect. 20: Inverters (S&S 10.1-2)

Digital Electronics



How to implement logic gates?

→ Inverters are the basic building block!





Ideally,



Electronic Circuits 2 (07/1)





Electronic Circuits 2 (07/1)





Electronic Circuits 2 (07/1)





Propagation Delay: $t_P = \frac{1}{2}(t_{PHL} + t_{PLH})$

Electronic Circuits 2 (07/1)



How to implement an inverter? CS amplifier configuration



Electronic Circuits 2 (07/1)







Electronic Circuits 2 (07/1)





$$I_D = \frac{W}{L} \mu_n C_{ox} (V_{DD} - \frac{V_{MIN}}{2} - V_T) V_{MIN}$$
$$= I_R = \frac{V_{DD} - V_{MIN}}{R}$$

or
$$V_M$$
,
 $I_D = \frac{W}{2L} \mu_n C_{ox} (V_M - V_T)^2$
 $= I_R = \frac{V_{DD} - V_M}{R}$

Larger Noise Margin \rightarrow Larger $|A_v|$ \rightarrow Large g_m and R



W.-Y. Choi







Electronic Circuits 2 (07/1)





rent.





Electronic Circuits 2 (07/1)





Electronic Circuits 2 (07/1)



NMOS inverter with current-source pull-up allows fast switching with high noise margins.

But... when $V_{IN} = V_{DD}$, there is a direct current path between supply and ground



Static Power consumption! \rightarrow How can we shut it off when input is high?



Complementary MOS (CMOS) Inverter



• $V_{IN} = 0 \Rightarrow V_{OUT} = V_{DD}$ $V_{GSn} = 0 < V_{Tn} \Rightarrow \text{NMOS OFF}$ $V_{SGp} = V_{DD} > -V_{Tp} \Rightarrow \text{PMOS ON}$ • $V_{IN} = V_{DD} \Rightarrow V_{OUT} = 0$ $V_{GSn} = V_{DD} > V_{Tn} \Rightarrow \text{NMOS ON}$ $V_{SGp} = 0 < -V_{Tp} \Rightarrow \text{PMOS OFF}$ No power consumption while idling in any logic state.

➔ The most popular building block for today's digital electronics!









Estimation of important parameters for CMOS inverter: V_M , $A_v(V_M)$, NM_L , NM_H



Electronic Circuits 2 (07/1)



Estimation of important parameters for CMOS inverter: V_M , $A_v(V_M)$, NM_L , NM_H





Estimation of important parameters for CMOS inverter: V_M , $A_v(V_M)$, NM_L , NM_H

Noise Margins:

$$\begin{split} \mathbf{N}_{\mathrm{ML}} &= \mathbf{V}_{\mathrm{IL}} = V_M - \frac{V_{DD} - V_M}{|A_v|} \\ \mathbf{N}_{\mathrm{MH}} &= \mathbf{V}_{\mathrm{DD}} - \mathbf{V}_{\mathrm{IH}} = V_{DD} - V_M (1 + \frac{1}{|A_v|}) \end{split}$$



∘ Vout

VDD

Vin ⊶





Electronic Circuits 2 (07/1)



Estimation of propagation delay: Consider two inverters in a row



 $C = 2C_{gd1} + 2C_{gd2} + C_{db1} + C_{db2} + C_{g3} + C_{g4} + C_{w}$

Factor of two for C_{qd} since voltage on both plates changes in the opposite direction





→ Make them smaller, smaller,

